This paper presents a two-stage stacked power amplifier integrated circuit (PAIC) for broadband and high efficiency using a 2-µm InGap/GaAs HBT process with a second-harmonic control circuit and a bias-switching circuit for an average power tracking (APT) application. For APT operation, active bias circuits with a bias switching circuit for the stacked stage were proposed. A simple L-section matching network with a second-harmonic termination circuit was adopted for broad bandwidth and high efficiency.
I. INTRODUCTION
The power amplifiers (PAs) for wireless communication systems require high efficiency, high linearity, and broadband capacity. The PAs operate in a large output power backoff from the peak instantaneous power because of the high peak-to-average power ratio (PAPR) of the modulated signals. In addition, they often must operate in a large average power back-off from the peak average output power. Many efficiency improvement techniques, such as Doherty power amplifiers, multi-mode techniques, and supply modulation techniques, have been introduced [1] - [11] . Envelope tracking (ET) and average power tracking (APT) are representative The associate editor coordinating the review of this manuscript and approving it for publication was Jing Xia . and popular supply modulation techniques [5] - [11] . Both require a high-efficiency supply modulator to dynamically modulate the supply voltage of the PA. Because ET entails dynamically tracking the envelope of the modulated signal, the supply modulators should be able to operate at very high speeds and have sufficient capability for current supply [5] - [8] . In contrast, APT entails tracking only the average output power of the PA, so that it is less adaptable to efficiency improvements than ET is typically [9] - [11] . However, conventional dc-dc converters can be used as supply modulators for APT, while ET requires much more complex supply modulators that are generally less efficient.
In addition to high efficiency, demand for broad bandwidth has been increasing as wireless communication systems have evolved. In [12] and [13] , a PA design method using power and efficiency contours referenced at the internal current source plane of the transistor was introduced. The parasitic components inside the transistor should be extracted and embedded to the load-pull contours, and broadband characteristics of the load network can be more intuitively estimated and optimized using these contours. However, the contours have been obtained only for the fundamental frequency band in the previous works.
Second-harmonic control circuits have been used for the PAs to obtain higher efficiency. An LC series resonance circuit to provide low impedance for the second harmonics has been usually adopted for narrow band applications [14] - [16] . There was also a report on a high-efficiency broadband Class-J PA with an additional shunt capacitor at the collector [17] . Because of the shunt capacitor for second harmonic control, the fundamental impedance matching network had a higher quality factor (Q), which limited the bandwidth.In [18] , a broadband PA using a stacked and differential structure with a fractional bandwidth (FBW) of 17.3% was reported. To reduce the impedance transformation ratio (ITR) of the inter-stage matching network, the authors lowered the supply voltage of the drive stage and used a two-section matching network including a transformer. The differential structure required transformers at input and output, which can have high loss and large size. A multi-section matching network was applied to obtain broadband characteristics [19] . Although the multi-section matching network increased the bandwidth, it also increased the circuit complexity and loss, which degraded the output power and efficiency.
In this paper, we designed a high-efficiency broadband two-stage stacked PAIC using a 2-µm InGaP/GaAs HBT process. For the second stage, we adopted a stacked structure and a simple L-section based fundamental matching network with a second-harmonic termination circuit and a low ITR for broad bandwidth and high efficiency. To apply APT to improve the efficiency at the average power back-off conditions, we proposed new active bias circuits with a bias switching circuit for the stacked stage. To extract frequencyindependent power and efficiency contours for both fundamental and second harmonics at the internal plane of the transistor, we modeled the parasitic output network of the transistor using a capacitor and an inductor in series and embedded it to the load-pull contours. We evaluated the implemented two-stage PAIC with an external dc-dc converter for APT operation using a long-term evolution (LTE) signal and compared our measured performances with findings from previous works. Fig. 1 (a) presents a small-signal circuit of the stacked stage based on bipolar transistors. Its output network can be simplified to an equivalent network shown in Fig. 1(b) . Because the small-signal circuit include inductor's for interconnection, we could model the equivalent output network using shunt networks based on a resistive part (R eq ) and a reactive part. We could model the reactive part for broad frequency range simply using a capacitor (C eq ) and an inductor (L eq ) in series while the reactive part was modeled for narrow band using a capacitor, as previously report [13] .
II. DESIGN OF THE PAIC A. SIMPLIFIED OUTPUT NETWORK FOR OPTIMUM LOAD RESISTANCE
In addition to lower ITR, we could obtain more output power using the stacked PA with a higher supply voltage than that of the common emitter structure. Because the 2-µm InGap/GaAs HBT in our design had a breakdown voltage (BV CEO ) of about 14 V, we could apply a high supply voltage of 10 V to the stacked PA. Using a load-pull simulation, we optimized both the CE and CB stages of the stacked PA to have an emitter size of 1920 µm 2 for a simulated peak output power of 32.5 dBm at 10 V supply voltage. The stacked PA had a quiescent current of 20 mA for Class-AB operation. The drive stage had a CE structure with an emitter size of 480 µm 2 and a quiescent current of 18 mA. Fig. 2 shows the simulated output impedances (Z OUT (ω)) of the stacked stage from the large-signal model and from the equivalent output network. The simulated frequency range of 0.6 to 6 GHz included the fundamental and second-harmonic frequency bands. The two simulated impedances matched very well through the wide frequency range, as shown. The equivalent output capacitance (C eq ) and inductance (L eq ) were 3.5 pF and 0.04 nH, respectively, and R eq was 260 .
From the equivalent network shown in Fig. 1(b) , the load admittance at the internal plane can be obtained as
where the admittance of the reactive part of the equivalent network becomes
Since the load impedance at the internal plane should be a pure real value, the load susceptance (B L ) must be the same with the negative value of the susceptance of the reactive part of the equivalent network as
Then, the load resistance (R L ) at the internal plane can be automatically obtained as 1/G L . From the load-pull simulation, we obtained the optimum impedance at the external plane (Z L ), and we could embed the reactive part of the simplified output network to obtain the optimum impedance at the internal current source plane (Z L ). Using the optimum load impedance (Z L ) of 12+j13.8 at the center frequency of 1.75 GHz, the optimum resistance at the internal plane was 28 from (1) in our design.
B. POWER AND EFFICIENCY CONTOURS WITH A SECOND-HARMONIC CONTROL

Figs. 3(a) and (b)
show the second harmonic load-pull contours for efficiency at the external and internal planes of the transistor. We extracted the efficiency contours for the second-harmonic frequencies with optimum fundamental impedances for corresponding fundamental frequencies.
As shown in Fig. 3(a) , the efficiency contours of -2% from the maximum value (η max = 75%) for the second-harmonic frequencies shifted over frequency. By shifting the plane from external to internal using the extracted equivalent capacitor (C eq ) and inductor (L eq ), we obtained the efficiency contours shown in Fig. 3(b) , which were frequency independent for the second harmonic frequencies. To achieve high efficiency, the second-harmonic impedance should terminate inside a certain region for efficiency reduction. For example, if a PA matches the grey region, efficiency degradation of no greater than 2% from the maximum can be achieved. For PAICs, the second-harmonic control circuit can use a shunt network based on a series LC resonator as shown in Fig. 4 . The second harmonic of the fundamental frequency of 1.75 GHz terminated with minimum impedance through series resonance. Among the infinite sets of capacitances and inductances, we selected C 2nd as small as 1.0 pF and L 2nd of 1.5 nH in this design to have low equivalent capacitance at the fundamental frequency and appropriate spread of impedance at the second-harmonic frequency. The equivalent capacitance of the second-harmonic control circuit at the fundamental center frequency became just 1.3 pF. Fig. 5 shows the power and efficiency contours for the fundamental frequency band with the second-harmonic control circuit at the current source plane of the transistor. We obtained the contours for the load impedances at the internal plane (Z L or R L + jX L ) by embedding the second-harmonic control circuit and the reactive part of the equivalent internal network to the extracted contours from the load impedances (Z L or 1/Y L ) at the external plane using (5) where Re{AA} and Im{BB} are the real part of AA and the imaginary part of BB, respectively. With the secondharmonic control circuit, the stacked PA had a maximum efficiency of 75% from the load-pull simulation. Shown in Fig. 5 , the bandwidth could be determined using the shaded area on the Smith chart which is a subset of an 1 dB power contour (32.6 dBm) and a 73% efficiency contour, 2% lower than the peak efficiency of 75%. Fig. 6(a) shows the output matching network based on a very simple L-section structure with an added shunt inductor and the second-harmonic control circuit. The increased susceptance due to the second-harmonic control circuit at the fundamental frequency increased the ITR of the matching network and limited the bandwidth. To mitigate the effect of the output susceptance from the output capacitance and the second-harmonic control circuit, we deployed a shunt inductor (L P ) before the L-section output matching network as in [13] . Then, the load impedance (Z L (ω)) at the current source plane of the transistor is given as
C. OUTPUT MATCHING NETWORK WITH AN OPTIMIZED SHUNT INDUCTOR
where
The C DCB at the output network is a dc blocking capacitor. We could optimize L P by balancing the low and high frequency limits (f LO and f HI ) to maximize the bandwidth. Fig. 6(b) shows the simulated f LO and f HI for different values VOLUME 7, 2019 of L P . We then appropriately determined the capacitances and inductances at the L-section matching network according to L P . With an L P of 2.0 nH, the maximum simulated FBW was 28.7%, as shown in Fig. 6(b) . Fig. 7 presents the simulated Z L (ω) of the output matching network on the fundamental and second-harmonic load-pull contours at the current source plane of the transistor. At the initial center frequency of 1.75 GHz, the second-harmonic and fundamental impedances were simply matched for maximum efficiency. When the shunt inductor (L P ) of 2.0 nH is applied, the frequency band that satisfies the criteria changed from 1.54 to 2.04 GHz to yield a calculated FBW of 28.7%. We found a slight shift of the center frequency to 1.77 GHz using the real matching network. Fig. 8 shows the active bias circuits of the stacked PA for APT operation. These circuits were required to supply sufficient dc current to the base of the transistor. For the CE stage of the stacked stage, we adopted conventional active bias circuits based on a current mirror structure using M B1 and M B2 . We could control the dc current using V REF , and we used M B3 to compensate for the temperature variation [20] .
D. ACTIVE BIAS CIRCUIT FOR APT OPERATION
For the CB stage, we used an active bias circuit based on a diode-connected transistor of M CB with resistors of R 1 and R 2 . We optimized R 1 and R 2 to supply a dc current to M 2 , which resulted in an appropriate voltage division of V APT to V CE1 and V CE2 . We added a simple bias switching circuit using two diodes, D1 and D2, to switch the bias voltage (V BIAS ) from V APT to V BAT for seamless APT operation because V APT reduced to a lower voltage than V BAT . Fig. 9 shows the simulated dc voltages of V CE1 and V CE2 for different values of V APT . For APT operation, we expected V APT to change from 10 to 2 V according to the average output power level, and V BAT was a nominal battery voltage of 3.5 V. As shown in Fig. 9 , without the bias-switching circuit, V CE1 and V CE2 decreased gradually according to V APT but the slopes were different. Different slopes of V CE1 and V CE2 (dashed lines) caused early fall-off of V CE1 under the knee voltage (V K ) of the transistors (M 1 and M 2 ) of about 0.6 V, which resulted in serious linearity degradation. With the bias-switching circuit, V CE1 stayed the same by switching the bias voltage from the varying V APT to the fixed V BAT . V CE2 quickly fell off, but both voltages remained over V K even with a lowest V APT of 2 V (see solid lines). Fig. 10 shows a schematic of the proposed two-stage InGaP/GaAs HBT stacked PA with the second-harmonic control circuit and a buck-boost dc-dc converter that generated a variable V APT that ranged from 10 to 2 V using a supply voltage of 3.5 V. The second-harmonic control circuit is based on an integrated capacitor (C 2nd ) and a bond-wire inductor (L 2nd ). The shunt inductor, L P , is realized using a bond wire and a very short high-impedance transmission line. At the L-section fundamental matching network, the series inductor, L 1 , was realized using a bond wire and a short high-impedance transmission line. The input and inter-stage matching networks had a high-pass L-section structure, while the load matching network included a low-pass L-section structure with an additional shunt inductor and a secondharmonic control circuit. Fig. 11(a) and (b) are photographs of the PAIC and its evaluation board. The PAIC was implemented using Winsemi's 2-µm InGaP/GaAs HBT process. The chip size including bond pads was 1.0×1.0 mm 2 . The PAIC was evaluated on a PCB using Rogers's Ro4350B with a relative permittivity of 3.5. A buck-boost dc-dc converter, Linear Technology's LTC3122, was employed for APT operation. The dc-dc converter module was 22×17 mm 2 in size including an external inductor. Fig. 12 shows the measured and simulated S parameters; as shown, they agreed well across a very wide frequency range. Fig. 13 displays the measured gain, PAE, and ACLR results using the up-link LTE signal with a PAPR of 7.5 dB and a signal bandwidth of 10 MHz for carrier frequencies from 1.55 to 1.95 GHz. The power of the implemented two-stage stacked PAIC increased from 24.9 to 30.6 dB, and the PAE increased from 36.5 to 41.2% at average output power from 27.4 to 28.4 dBm for a given ACLR of lower than -30 dBc. The frequency range of 1.55 to 1.95 GHz gave an FBW of 23.0%, which was very similar to the calculated FBW of 28.7% even though the calculation was based only on the stacked stage. Because of the power consumption in the drive stage and power loss of the matching networks, the measured PAEs were slightly lower than the simulated values. In Table 1 , we summarize the measured performances of the two-stage stacked PA compared with previous works. This work has a significantly large FBW compared to other works except [22] . However, the design in that study was considerable less efficienct than this work. Fig. 14 presents the PAEs of the two-stage stacked PAIC with APT operation using the 1.75 GHz LTE signal. The PAE includes the power consumption of the dc-dc converter, which had efficiency of about 90%. We obtained PAE of 38.4% with ACLR of -30 dBc at average output power of 28.5 dBm and V APT of 10 V. We achieved a maximum PAE improvement of 10.8 percentage points using APT at average output power of 23.5 dBm, a power back-off of 5 dB. In Table 2 we give the performances at the back-off power levels compared with representative previous works. At a back-off of 12 dB, we achieved the highest efficiency, 12.9%, for the proposed InGaP/GaAs HBT stacked PAIC with APT. Even compared with the ET PA with more its complex supply modulator, our design showed very competitive efficiency.
III. IMPLEMENTATION AND EXPERIMENTAL RESULTS
IV. CONCLUSION
In this paper, we designed a broadband two-stage PAIC with a stacked second stage implemented using a 2-µm InGaP/GaAs HBT process. For the stacked stage, we proposed new active bias circuits for APT operation. For broadband and high efficiency, we applied a simple L-section matching network that included a second-harmonic termination circuit and an optimized shunt inductor to the load network of the stacked stage. We extracted both fundamental and second-harmonics frequency-independent power and efficiency contours and used these to design the broadband load network. In the carrier frequency range of 1.55 to 1.95 GHz, which gives an FBW of 23.0%, the implemented PAIC exhibited a gain of more 24.9 dB and PAEs of 36.5 to 41.2% at average output power from 27.4 to 28.4 dBm using an uplink LTE signal. With APT operation using a buck-boost dcdc converter, we achieved maximum efficiency improvement of 10.8 percentage points (from 18.7 to 29.5%) at an output power back-off of 5 dB.
